FASoC: FULLY AUTONOMOUS SoC SYNTHESIS



FASoC/IDEA FLOW TUTORIAL (GF12LP)

An In-Depth Guide to Your First FASoC Design

Overview

This tutorial serves as a guide to a new user of the IDEA/FASoC program and will guide you through all of the steps required to get your first design tapeout ready. There is also useful information suited for people outside of IDEA/FASoC such as general information about working in fin-FET technologies like GF12lp and working in GitHub.

> Michels, Noah nmichels@umich.edu

Table of Contents

Getting Started	
Overall Steps to Complete	
Useful Locations	
Working in GF12 and Fin-FET Technologies	
Extra GF12 Layout info:	
Analog Design in GF12	9
AUX Cell File Generation	
.sp:	
.cdl:	
abstract & .lef:	
.gds:	
.lib:	
FASoC Block Generator	
./	
./blocks/	
./src/	
./scripts/dc/	
./scripts/innovus/	
Finishing Up	
Post-PEX Simulations	
PEX Extraction of Design	
Spice Testbench Generation	
Simulating Design	
Pre-PEX Simulations	
Top-Level for Tapeouts	
./	
./fasoc_soc/soc_top/	
./src/ & ./scripts/dc/	
./scripts/innovus/	
Verifying Design	
Working with GitHub	
Merging Changes	
Pushing Final Changes	
Final Tapeout Upload	
Appendix	

Getting Started

Note: Some file locations may not be general enough to be directly applicable to your design, so be sure to keep your working directory in mind. Also know that some file locations or file structures may have changed since this document was first made. Feel free to reach out to one of the FASoC members for help on first setup or any questions you may have.

The first step toward making your design, is to setup your working directory for the current technology you are working in, which for the purpose of this tutorial will be GF12lp. It is probably best to just copy the directory of another FASoC student. For now, lets use my directory as an example. There are probably many files you don't need from this directory, so if you want to copy only the necessary files that is fine too. Also before doing any of this be sure you have gotten access to the FASoC directories and the PDK files.

\$cp -r /n/Marquette/v/nmichels/GF12 ~/GF12

Great! The GF12 directory will be where you create your initial schematics and do your first tests of your design. It will also be the directory where you create you work to generate your aux cells.

Next let's go ahead and setup your FASoC working directory in your home directory. This directory is going to be a copy of the current GitHub master branch and will be where you will do the traditional FASoC work such as making your automated design (this will be covered in more detail later, so don't worry too much about this for now). Also before doing this step be sure you have been given access to the FASoC GitHub.

\$cd
\$mkdir fasoc
\$cd fasoc
\$git clone --recursive git@github.com:idea-fasoc/fasoc.git
\$cd fasoc/private
\$git checkout master
\$git submodule update --recursive --init

Now we will go ahead and setup your block generator within the fasoc directory. You won't be using this much until later, but let's go ahead and get it out of the way.

```
$cd ~/fasoc/private/generators
$mkdir ignore_[BLOCK_NAME]
```

There is a lot that goes into one of the generator directories, so for now let's just copy one of the other blocks' subdirectories.

```
$cd ~/fasoc/private/generators
$cp -r pll-gen/gf12lp/flow_dco/* ./ignore_[BLOCK_NAME]
```

We will worry about actually changing all of the files in your new generator directory later, but for now we have a good jumping off point.

Last thing is you will want to get someone's ".tcshrc" file for loading all of the necessary modules when working in the fasoc directories. For now, we will just use mine again. Can change file name if you don't want to overwrite your current ".tcshrc".

```
$cp /n/Marquette/v/nmichels/.tcshrc ~/.tcshrc
```

Nice! Now that we are setup, we will go over the overall steps we need to complete to get your design ready.

Overall Steps to Complete

Note: Everything through step 2.b will be done in GF12 directory and the rest will take place in fasoc generator directory. Can focus on just getting on design to work for now, and worry more about auto generation later. Also note that there won't be a section on creating/testing design schematic in Virtuoso, as it is assumed that you already know how to do this (still feel free to reach out with questions if having trouble).

- 1. First step is to make design in GF12lp
 - a. Just worry about schematic initially, then focus on the layout of aux cells
 - i. Goal is to use standard cells, so don't use rf_fets for basic components
 - ii. If standard cell doesn't exist for part, make custom std cell (AUX cell) that meets normal std cell sizing (equal height, and int. multiple of width)
 - b. After schematic made, run sims and optimize
 - c. Once optimized, test layout to get idea of how things will be placed
 - d. GF12lp has many more rules (finfet), so if problem takes >1hour, ask for help
- 2. Now break overall design into smaller AUX cells (hopefully considered this while making original)
 - a. Aux cells should meet standard cell sizing requirements (other than caps/inductors/resistors)
 - b. Generate files needed for AUX cells (see AUX Cell File Generation Section)
 - c. Make Verilog files defining IO for each of these aux cells
 - d. Make Verilog top level which defines connections between blocks
- 3. Next Synthesize design
 - a. Synthesis scripts located in ./scripts/dc/
 - b. make synth
 - i. check results/dc/design_name.mapped.v
 - ii. Note that blank connectivity means block is connecting to power/gnd. Power connections are defined in Innovus
- 4. Next APR design
 - a. APR scripts located in /scripts/innovus/
 - b. Also have to specify placements for blocks in custom_place.tcl
 - c. There are series of "stages" for APR. "stage" runs all previous "stages" if not run yet.
 - d. make "stage" for stage = init, place, cts, postcts_hold, route, postroute, signoff
 - i. Also have make debug_"stage"
- 5. LVS & DRC
 - a. Focus on LVS first, as this is quicker and DRC will likely have issues
 - b. make lvs; make debug_lvs
 - c. make drc; make debug_drc
- 6. Sims
 - a. Use Finesim/HSPICE to perform sims

i. Need custom python script to generate PEX results and post-PEX sims

7. TOP LEVEL & PADS....

a. This will be covered later, for now just focus on getting through block generation

Useful Locations

Recommend alias to quickly access some of these files, especially design manual. If you copy my .bashrc/.tcshrc, then you will have some already.

Tool Documentation: Most files found in /usr/caen/ for tool information (Ex: Innovus, finesim, hspice)

Technology Documentation: Most files found in /afs/eecs.umich.edu.edu/kits/ for pdk information. Documents below are for GF12lp, but can give idea of where to look if using a different technology.

- Design Manual: /afs/eecs.umich.edu/kits/GF/12LP/tapo_V1.0_4.1/source/12LP_Rev1.0_4.0.pdf
- STD Cells Rules/Info:
- $/afs/eecs.umich.edu/kits/ARM/GF12LP/arm/gf/12lp/platform_userguide/r0p0/doc/sc_12lp_doc_userguide.pdf$
- STD Cell Files: /afs/eecs.umich.edu/kits/ARM/GF12LP/arm/gf/12lp/sc10p5mcpp84_base_rvt_c14/r0p0/
- PAD Info: /afs/eecs.umich.edu/kits/ARM/GF12LP/arm/gf/12lp/io_gppr_t18_mv10_mv18_fs18_rvt_dr/r1p0/

Working in GF12 and Fin-FET Technologies

Note: This section will cover just some general tips and tricks for working in GF12 and other Fin-FET technologies. If you are already familiar with this type of work, you can skip this section and focus on the stuff relating more to FASoC.

Before working in your GF12 directory, be sure to source the .bashrc file. Some differences between two .bashrc files.

\$source .bashrc_pre_gf12_bkp
or
\$source .bashrc gf12

First thing we will cover is just some general layout explanations for this PDK. All of the images in this section have been generated outside of Virtuoso in an attempt to not break any NDA rules, but feel free to follow along in virtuoso to see exactly what I am talking about. Also, a quick note in case you haven't taken 427/627. In your classes you have likely been using IBM 130 and therefore are used to a lot of freedom in the layout process. In smaller technologies such as GF12, things are laid out in a grid like manner. This means things like PC are always going to go in one direction and will occur at standard intervals, so don't expect to be able to do any creative routing with this layer.

Okay, so before going into any more detail I think it is best to actually see an example. For this example, we are going to look at an inverter standard cell in the sc10p5mcpp84_12lp_base_rvt_c14 std cell library. This is the library that we were using at the time of writing this document. More information can be found in the Arm user guides which are listed in the section discussing useful locations.

The layout has a lot going on, so let's start on the next page so we can clearly see everything. I highly recommend having the design manual and the inverter standard cell open while reading through the next section so you can get a better understanding.

Consider an inverter:



M1-e1 and M1-e2 occupy same metal layer but are fabricated during different lithography steps (This double metal layer is the case for only M1-M3). NW and RX(drw) operate pretty much same as most other PDKs. CA is used to make contact to the RX(fins) whereas CB is used to make contact with the PC. To connect to upper metal layers, the CA/CB have to be followed by a V0 (a zeroth via). Note that CA doesn't have to directly contact all RX(fins) thanks to the TT layer (not shown). The TT layer occupies the same area as the RX(drw) layer and connects the CA to the RX. There is also another layer known as the TB layer (not shown) which

marks the area where TT should not be placed. The TB layer overlaps the PC and prevents a short between the source and drain due to the TT layer.

The layer naming for the rest of the metal layers and vias is some variation of the following (changes depending on the exact metal stack that is being used):

CA/CB-V0-M1-V1-M2-V2-M3-J3-C4-A4-C5-A5-C6-A6-C7-CK-K1-U1-K2-KG-G1-T1-G2-W-LB

More information and a useful diagram of the metal layering can be found in the design manual.

What if you need to control the gate of a PMOS without controlling the gate of a complementary NMOS? This is done by using the CT layer, which effectively cuts the PC which it is over. Thus, you should still run the PC and TB layer from the top to bottom of the std cell, but just place a CT layer between the two RX layers to prevent the gate controlling both of them (note that TB layer is not shown in this fig).



Extra GF12 Layout info:

- GF12 standard cells may not have schematic view initially, and there are issues with importing the .cdl files, so ask for someone who already has the files.
- GF12 has many layer "purposes" (ex: drawing, e1, e2, label). In FinFET technologies, some metal layers require two masks (each mask corresponding to a separate lithography-etching process, meaning that M1-e1 is the first fabricated & then M2-e2 is the second fabricated, although they are in the same layer). In 12LP, we need e1, and e2 masks for the M1/M2/M3 layers. There are specific design rules for e1-e1, e2-e2, and e1-e2. Best to use e1/e2 layers at start rather than drawing layer for M1/M2/M3.
 - Can ignore many of the other purposes for a given layer, though some are still used (ex: apmom for defining capacitor areas for mom caps)
- If you make custom aux cells, they should try to follow standard cell format
 - Cell height should be 0.672 for 10p5 std cells
 - \circ Cell width should be 0.186+n*0.084 for some int n
- STD cell naming convention:
 - o sc9 vs sc10p5: different top power rail sizing and metal layer purpose
 - INVP vs INV: "cell"P includes parasitic FETS
 - INV_X0P6"F/N/R": Cells sized for either falling, normal, or rising delays.
- If your FASoC design is having trouble routing later, can make standard cell wider by using FLTGATE layer. Just add extra PC column and cover with FLTGATE so it is not considered as a FET during LVS
- When trying to route M1-e1 and M1-e2 in close proximity, try to do so by having them run parallel to each other. The DRC rule for spacing is more forgiving in this scenario. Example below:





- There will probably be many DRC errors when checking your AUX cells. My suggestion is to open up a
 standard cell and run DRC on it in parallel. The standard cell will also have many DRC errors, but these
 all go away once more standard cells are placed adjacent to each other and end cells are placed at ends
 (happens normally during IDEA/FASoC flow). As long as your AUX cell only has errors that the other
 STD cell has, you should be okay.
 - Note that this is not the case for passive cells such as capacitors which should be DRC clean
 - Also note that more general analog design requires more manual changes to ensure DRC will be clean at the end.
 - Aman is working on tutorial for more general analog design in GF12, so consider reaching out to him if this would be of assistance.

The next section will cover a few tips on analog design in GF12 and can be skipped if this is not relevant to your work. Once you have got your schematic finished and AUX cells laid out, you are ready to generate the files for your AUX cells that will be needed to get through the FASoC flow. This will be covered in the "AUX Cell File Generation" section which comes after the "Analog Design in GF12" section.

Analog Design in GF12

Note: This section will cover just some general tips and tricks for doing analog layout in GF12 and other Fin-FET technologies. If you are mostly concerned with STD cell layout for the FASoC flow, this section can be skipped.

While we've already gone over some general advice on layout in GF12 and Fin-FET, we have previously mostly concerned ourselves with layout following the STD cell formatting. Most of what we discussed previously will still hold true here, but there are a couple of things that should be noted when working with analog designs.

The first step will of course be to just make your design in a schematic cell view. Feel free to use whatever gate length and fin number that you need for the best performance for your device, as we are no longer limited by STD cell sizing requirements. Once you have your design working as you like, can work on generating the layout.

The first step for making your layout will just be to instantiate the pcell layouts of the transistors you used in your schematic. I feel that now is a good point to say that I highly recommend working in layout XL if you aren't already (can easily copy pcells from schematic into layout and lots of other useful features). The pcells of the transistors are going to look pretty weird, but this is to be expected. I've drawn a sort of arbitrary pcell layout below for a random transistor (some layers not shown).



One of the first things to note is that if you ran DRC at this point, it would not be clean. There are a few issues with the pcells when generated: no body connections, no colored metal, and too small of metal. The coloring of the metal layers and increasing their size is easy enough but adding the body connection is worth discussing. In general, my preferred method is to stretch the PC lines up and add a few more RX fins bounded by a new CT layer (approximately 5 RX fins for minimum area). In this new space you can basically add a minimum sized RX area for your "body" connection. Often easiest to get this RX area from a similarly sized FET. Body connection is a bit weird the first time, but pretty easy after doing it once (can just copy from old designs as well).

One of the more annoying issues with the pcells is that if it includes the CT layer, then it will likely not have enough space for a gate connection. To fix this issue, it will be necessary to flatten the pcell and manually stretch/move parts of the design.

One thing you might be curious about is if all the extra PC columns and the large PC columns in the pcells are necessary. The answer is...sometimes. The main thing is that any set of transistors are going to need to be bounded by some number of pcell columns and the large pcell columns. That is to say, if you are using multiple transistors in your design, you can flatten them and overlap some of the inner PC columns and delete the large inner PC columns. As long as the transistor on the farthest right and left side has the supporting PC columns, the design should pass DRC.

Another thing to note when doing analog layout is that if you need to use a resistor, I recommend using rmres. This is one of the more compact resistors, has less things you need to manually adjust, and will pass LVS unlike NWRES.

The last thing to cover is DRC setup. The main thing you need to concern yourself with are the "Customization Settings" that pop-up when you first open DRC.

- DESIGN_TYPE = CELL_NODEN
- IOTYPE = INLINE_50

There are also a couple more customization settings you should use if you are using uncolored STD cells located under "DECOMPOSITION SWITCHES":

- DP_CHECK_DESIGN_ALL = YES & check the box
- DP_GENERATION_TOOL_ALL = YES & check the box

The decomposition switches essentially fill in the color for uncolored metal layers as best as it can. This will allow you to get away with not coloring all of the metals when using STD cells.

Lastly it should be noted that you can ignore all of the GROUTLINE warnings that will pop-up during DRC checks.

AUX Cell File Generation

For each AUX Cell, need to generate .sp, .cdl, .lef, .gds, and .lib. This section will cover the creation of each of these file types. Even if you are familiar with how to generate these files, it is recommended you review this section as some of the files require some manual changes after they have been generated.

.sp:

1) Generate symbol for circuit



2) Add symbol to a testbench schematic and launch ADEL



3) In ADEL go to Setup -> Simulator/Directory/Host and set Simulator to hspiceD

		ADE L	(3) - SC	_AMP tb_	4N sch	ematio	-		- 0	×
Launch Session	Setup Analyses	<u>V</u> aria bles	Outputs	Simulation	Results	Tools	Calibre	Help	cāde	nce
100 00	💾 Design									
Design Variables Name	Simulator/Dir High-Perform Model Librari Temperature Simuli Simulation FIL EM/IR Analysi MATLAB/Simu Environment	ectory/Host ance Simul. es es 5 tlink 	ation	s Enable Enable	pr	Value	Argume Plot	nts Sove Sa	7 8 7 8 ve Options	
> 18(21) Simulator	Directory/Host	×	Plotafter	simulation:	Auto	Status	Plotting : Ready	mode: Repl	are 🔽	ectre]
Ch	oosing Simulat	or/Direct	ory/Ho	st ADE L	. (3)		×			
Simulator Project Directory Host Mode	htpiceD ~/simulation • local • res	note 🔾 d	istributed							
Host Remote Directory		Car	ncel	Defaults	Apply	He				



4) Go to simulation -> Netlist -> Create and save the resulting file as [filename].sp

5) Open file and delete the following portions to finish



.cdl:

1) From Virtuoso CIW go to files -> Export -> CDL

Errors: 0 Warnings: 0 successful. compose simulator input file		
Effe Tools Qotions PDK Help		cãdence
Close Data Egit		- Log: /n/marquette/v/nmichels/CDS.log _ u x
 J SC_AMP to_AN schematic 2 SC_AMP pass_gate_AN schematic 3 SC_AMP pass_gate_AN symbol 4 pil_aux_cells_10p5_track 2p4G_stg_single_4stk : 	symbol	Syean_ QASS_ Zestuten_
Refresh Make <u>B</u> ead Only <u>B</u> ookmarks	•	 СО
Open Import Export	•	
New		

a. See example settings below: everything else left default

Template File		
	Browse Load	Save
Design to be Netlisted		
Library Name	SC_AMP	(Library Browser)
Top Cell Name	pass_gate_4N	
View Name	schematic	
Switch View List	auCdl schematic	
Stop View List	auCdl	
Output		
Output CDL Netlist File	netlist	View
Run Directory		Browse
letlisting Mode	🔾 Digital 💌 Analog	
un in Background	⊻	
enetlist		

- 2) Save output netlist file -> Save as [filename].cdl
 - a. Sometimes doesn't show output netlist on first try, so may run twice
- 3) delete the following portion to finish

1 * auddl Netlist: 2 * auddl Netlist: 4 Library Name: SC AMP 5 Top Cell Name: pass gate 4N 6 View Name: schematic 7 * Netlisted on: May 1 15:14:03 2021 9 9 8.BFPOLAR 10 *.RESI = 2000 12 *.RESVAL 13 *.CAPVAL 14 *.DIOPERI 15 *.DIOAREA 16 *.EOUATION 17 *.SCALE METER 18 *.MEGA
21
22
23 ************************************
24 * Library Name: SC AMP
25 * Cell Name: pass gate 4N
26 * View Name: schematic
27 ************************************
28
29 .SUBCKT pass gate 4N VDD VNW VPW VSS X Y clk clkb
30 *.PLNIMPO X:I CUK:I CUKD:I Y:U VUD:B VMW:B VPW:B V55:5
31 mNV X CLK T VFW niet m=1 (=14) ni=2 niin=2 niin=2 niin=40n cpp=84n ngcon=1 p_la=0
33 MPA X clky Y VNW ofet m=1 l=14n nf=2 nfin=2 fnitch=48n cnn=84n ngcon=1 n la=0
34 + Diorient=0 analog=-1.0
35 .ENDS
36
-

abstract & .lef:

- 1) Prior to exporting abstract or .lef file, need to make sure layout metal layers have mask "colors" locked
 - a. Open Layout and select all metal layer of a given mask
 - b. open properties (q)
 - c. set mask color to 1 for e1 layer and 2 for e2 layer, then set state to lock
 - d. repeat for each metal layer with masks

Filter		X								
M1 e1										
AV 🔻 NV	 AS 	• NS •								
Layer	Purpo.	V S					Edit Rectangle I	Properties		×
BP	drw									
CA	drw					<	Apply	-/5 V Common 5		
CB	drw					_				
CPP84	drw				 Shapes (5) 	Attribute	Connectivity Parameter	Property ROD		
CT	drw				Rectangle: M1/e1					
🔛 M1	e1	× ×			Rectangle: M1/e1	Laver	M1 e1	-		
M1	e2				Rectangle: M1/e1					
M1	label				Rectangle: M1/e1	Left	ASIS	Bottom	ASIS	
M2	e1									
M2	e2					Right	AS IS	Тор	AS IS	
NW	drw									
NW	label			V .		Width	AS IS	Height	AS IS	
OUTLINE	drw					MOTO	alaring			
PC	drw					MPTC	ororring			
RC	drw									
RVT	drw					Color	mask1Color	State Tock	`	
RX	drw									·
RX	fin									
SXCUT	Tabel									
18	arw				Decelect In Conver				Core Cores	Annhu Hain
11	arw		8		Deselect in canvas				Canc	er Abbit Helb
V0	drw									

- 2) From working directory, run /usr/caen/icadv-12.3.500.2100/bin/abstract &
 - a. If have source .bashrc_gf12, can use absgen12 (later lefgen12)
 - b. Load library you are working in

Click -> load library	Abstract - [no current library]	•	×
File Bins Cells Flow		н	lelp
Bin Cells Core 0 IO 0 Corner 0 Block 0 Ignore 0	Cell Layout Logical Pins Extract Abstract	Verify	
Interpreter: 🔷 TcI 🔶 Skill			
Log INFO (685-19020): Starting 0(4)3CDS: ui 2,3-64b.500,21, on 3,18,26 INFO (685-19022): This is the OpenAccess uHFNING: ID SciDyGroup5d_121p.base_rvt LIB sciDyGroup5d_121p.base_rvt uHFNING: The directory: '/n/gaglond/1/y but was defined in libFile '/n/w	Command History version IDADV12.3-64b 07/10/2018 18:46 (sjfhw315) \$, sub-version IDADV1 variant of Abstract Generator. _c14 from File /n/warquette/v/nmichels/GF12/cds.lib Line 46 redefines the same file (defined earlier.) sawanth/Research.kts/GF12/rds.lib/for Lib 'example_cdl_import'.	P	
abstract>			

3) Select cellview you want to generate abstract for, then run "pins" with the following settings:



4) Run "Extract" with the following Settings (May also add SXCUT layers where appropriate):

		Abstract	- SC_AMP				-		
File Bins Cells Flow									H
	× Ľ 🗸								
Bin	Cells	Cell	Layout	Logical	Pins	Extract	Abstract	Ve	erify
Core	8	pass_gate_12N	4						
10	0	pass_gate_4N	1						
Corner	0	pass_gate_6F	×						
Block	0	pass_gate_6N	×						
ignore	4	pass_gate_6R	×						
		pass_gate_9F							
		pass_gate_9N							
		pass_gate_9H	× .						
Interpreter: 😞 Tcl 🔶 Skill									
Log						Comma	and History		
re using an options or r Ensure that the cell exi	eplay file from ists and then tr	another library and the cell d y again.	loes not e∹ist in the dest	ination 1	ibrary.	ĥ		_	P
■Error* (ABS-11908): Fai re using an options or r Ensure that the cell exi	iled to open the replay file from ists and then tr	pass_gate_layout_3N cell becau another library and the cell d # again,	se either the cell does n bes not exist in the dest	ot exist (ination l	or you a ibrary.				
Error (ABS-11908): Fai re using an options or r Ensure that the cell exi	iled to open the replay file from ists and then tr	pass_gate_layout_3N cell becau another library and the cell d y again,	se either the cell does n bes not e≪ist in the dest	ot exist (ination l	or you a ibrary.				
DFO (ABS-10502): Librar DFO (ABS-10507): Librar	ry SC_AMP Loaded ry SC_AMP opened	12 cells				7			5

Extract	Extract signa	J nets		
	Layer Assignm	ent for Signal Extraction		
	Layer	Geometry Specification	Connectivity	Create Pins
	💷 КН	КН	Strong	
	□ V1	V1	Strong	
	□ V2	V2	Strong	
	J3		Strong	×
	LI NW	NW	Strong	
		VU	Strong	
	Make	sure to add these	Add	dit Delete
	Extract Limitatio	ns		
	Maximum depth		32	
	Maximum distar	ce:		
	Minimum width:		· · · · ·	
	Create Must Cr	and the K Demuired		
in	Create Musi Ct	nnect Fins il Required		
Core	Always			
	Only on termina	ls named:		

A. 5. 4	E Extrac	t nower ne	te					
Extract		acianmont.	ico for Doulor Extr	ootion				
	Layer A	ssignment	OI FOWEI EAU	action				
	Laye	r	Geometry Spe	cification				Create Pins
	_ M1		M1					
	_ M2		M2					
	<u></u>		M3					
	□ V0		VO					
	⊐ NW		NW					
						A	dd Ei	dit Dele
	Extract L	imitations ⁻						
	Maximun	n denth:					72	
	Maximun	n distance:					52	
	Minimum	width						
		i indun.					1.	
Bin	Create N	Aust Conne	ect Pins If Req	uired				
A		ue						
♦ Core	Alway	y •						
 Cure 	Only on	terminals r	amed:					
← cure	_ Alway Only on	terminals r	amed:					
◆ Cure	_ Alway Only on	terminals r	amed:					
Cure	Only on	terminals r	amed:					
✓ Cure	Only on	terminals r	amed:					
◆ Cure	Only on	terminals r	amed:		 			
◆ Core	Only on	terminals r	amed:		 			
Core	Only on	terminals r	amed:		 			
Cure	Only on	terminals r	amed:		 			
Cure	Only on	terminals r	amed:					
Cure	Only on	terminals r	amed:		 			
Cure	Only on	terminals r	amed:		 			
Cure	Only on	terminals r	amed:					
Cure	Only on	terminals r	amed:					
Cuis	Only on	terminals r	amed:					
Curs	Only on	terminals r	amed:					

	☐ ☐ Calculate ir	1put pin antenna		
	Calculate o	utput pin antenna		
	🔲 Calculate ir	nout pin antenna		
	Calculate a	ntenna metal area		
	_ Calculate a	ntenna metal side area		
	Layer Assignr	nent for Antenna Regions		
	Layer	Geometry Specification	Region	Oxide
	PC PC	PC and RX	Gate	
	RX RX	RX andnot PC	Drain	
	Use differer	it layer assignments for antenna calculations	s only	
Core	Layer Assignr	Geometry Specification		
	U2	U2		
		U3		
	U3			
	KH KH	КН		
	☐ 03 ☐ KH ☐ V1	KH V1		
	US KH V1 V2	KH V1 V2		
	U V1 U V2 U J3	KH V1 V2 J3		
	KH V1 V2 J3	КН V1 V2 J3	Add	Edit De
	KH V1 V2 J3	KH V1 V2 J3	Add	Edit De
	Image: Wight of the second s	KH V1 V2 J3	Add	Edit De
	KH V1 V2 J3 Signal nets to	KH V1 V2 J3 be excluded from antenna calculation:	Add	Edit De
	KH V1 V2 J3 Signal nets to	KH V1 V2 U3 be excluded from antenna calculation:	Add	Edit De

Step	Signal	Power	Antenna	General					
◇ Pins◆ Extract	Use n	iet informati	on from desig	In					
	(M1 M2 1 KH)(H	V1)(M2 M3 11 H2 N1)(3 V2)(M3 C4 (H2 G1 HG)(I	J3)(C4 C5 G1 G2 T1)(C	A4)(C5 K1 32 LB VV)	CK) (K:	. K2 U1)(K2	K3 U2)(K3 K	4 U3)(K4 H
	Pin Geo	metry Restr	riction						
	Laye	er	Geometry Spe	ecification				Restr	ict
							A	dd Edit	Delete
Din									
 Core 									
							Run	Cancel	Help

5) Run "Abstract" with the following settings (mostly default, but everything is shown below):

			Abstract - SC_AMP	_ = ×
		File Bins Cells Flow		Help
			Lavout Logical Pins Extract	Abstract Verify
		Core 8 pass_gate_12N IO 0 pass_gate_4N		
		Corner 0 pass_gabe_6F Block 0 pass_gabe_6N	ž,	
		pass_gate_9F pass_gate_9F pass_gate_9N	3	
		pass_gate_9R	×	
		Interpreter: Tot Skill Log	Comm	and History
		re using an options or replay file from another library Ensure that the cell exists and then try again.	and the cell does not exist in the destination library.	7
		PErfork (HDS-11908): Failed to open the pass_gate_lagoure using an options or replay file from another library Ensure that the cell exists and then try again.	and the cell does not exist in the destination library.	
		Error (#6S-11908): Failed to open the pass_gate_layou re using an options or replay file from another library for that the call quicks and them the radius.	t_3N cell because either the cell does not exist or you a and the cell does not exist in the destination library.	
		INFO (ABS-10502): Library SC AMP Loaded 12 cells INFO (ABS-10502): Library SC AMP Loaded 12 cells		
		abstract>	12	
Step	Adjust Blockage Density Fracture	Site Overlap Grids	Adjust Blockage Density Fracture	Site Overlap Grids
Pins	Signal Nets		Laver Assignment for Blockages	
 Extract Abstract 	🖬 Create boundary pins		Laver Geometry Specification	Blockage Pin Cutout Max Spar
	Boundary pin max distance to boundary:	single	I HG HG	Detailed
	Power Nate		U1 U1	Detailed 📕 🗌
	Create boundary pins			Detailed
	Boundary pin max distance to boundary:			Detailed I
	Ring pin max distance to boundary:		□ <u>V1</u> <u>V1</u>	Detailed 📕 🗌
	Follow ring pin		V2 V2	Detailed
	Power geometry groups: Power rail widths, offsets and shape:	single		Detailed I
	Net Shape Wid	tth Offset	M	
	VSS abutment 0.0	96 -0.48		Add Edit Delete
Bin	 		Cut window around pins large enough to drop	via
+ Core		Add Delete	Routing channel for cover blockage:	
	CORE/BUMP Ports			
	Power/ground net to have CLASS CORE/BUMP po	north		
	^((V(DD CC)) (v(dd cc)))(!)?\$		Adjust Blockage Density Fracture	Site Overlap Grids
	Copy CLASS CORE ports		Calculate metal density	
	Create CLASS CORE ports only if pin meets cel Create CLASS CORE ports if pin meets non-cor	II boundary re facing edge	Use layer assignment for signal extraction	
	Create CLASS CORE ports only if pin meets cel Create CLASS CORE ports if pin meets non-cor Create CLASS BUMP ports	II boundary re facing edge	 Use layer assignment for signal extraction Use layer assignment for antenna extraction Use layer assignment for power extraction 	
	Create CLASS CORE ports only if pin meets cel Create CLASS CORE ports if pin meets non-cor Create CLASS BUMP ports	II boundary re facing edge	Use layer assignment for signal extraction Use layer assignment for antenna extraction Use layer assignment for power extraction Layer Assignment for Metal Density Regions	
	Create CLASS CORE posts only if pin meets cel Create CLASS CORE posts if pin meets non-cor Create CLASS BUMP posts	II boundary re facing edge	Use layer assignment for signal extraction Use layer assignment for antenna extraction Use layer assignment for power extraction Layer Assignment for Metal Density Regions Layer Geometry Specification	Width Height 🗸
	Create CLASS CORE posts only if pin meets cel Create CLASS CORE posts if pin meets non-cor Create CLASS BUMP posts	Il boundary re facing edge	Use layer assignment for signal extraction Use layer assignment for antenna extraction Use layer assignment for nover extraction Layer Assignment for Metal Density Regions Layer Geometry Specification K4 K4	Width Height 🗸
Adjust	Create CLASS CORE posts only if pin meets cel Create CLASS CORE post if pin meets non-cor Create CLASS BUMP posts Flockage Density Fracture Site	Il boundary re facing edge Run Cancel Help Overlan Grids	Use layer assignment for signal extraction Use layer assignment for antenna extraction Use layer assignment for noterna extraction Layer Assignment for Metal Density Regions Layer Geometry Specification K4 K4 H1 H1 H2 H2	Width Height X
Adjust	Create CLASS CORE posts only if pin meets cel Create CLASS CORE posts if pin meets non-cor Create CLASS BUMP ports Blockage Density Fracture Site	Il boundary tre facing edge Run Cancel Help Overlap Grids	Use layer assignment for signal extraction Use layer assignment for antenna extraction Use layer assignment for power extraction Layer Assignment for Metal Density Regions Layer Geometry Specification K4 K4 H1 H1 H2 H2 G1 G1	Width Height A
Adjust Fracture	Create CLASS CORE posts only if pin meets cel Create CLASS CORE posts if pin meets non-cor Create CLASS BUMP ports Blockage Density Fracture Site	Il boundary re facing edge Run Cancel Help Overlap Grids	Use layer assignment for signal extraction Use layer assignment for antenna extraction Use layer assignment for power extraction Layer Layer Geometry Specification K4 H1 H2 G1 G1 G2 G2 G2 B	Width Height X
Adjust Fracture Fracture	Create CLASS CORE posts only if pin meets cel Create CLASS CORE posts of pin meets non-cor Create CLASS BUMP ports Blockage Density Fracture Site pins blockages	Il boundary re racing edge Run Cancel Help Overlap Grids	Use layer assignment for signal extraction Use layer assignment for antenna extraction Use layer assignment for power extraction Layer Gamma H1 H2 H3 H4 H4 H2 H3 H4	Width Height
Adjust Fracture Fracture Fractur	Create CLASS CORE posts only if pin meets cel Create CLASS CORE posts of pin meets non-cor Create CLASS BUMP ports Blockage Density Fracture Site construction	Il boundary er facing edge Run Cancel Help Overlap Grids	Use layer assignment for signal extraction Use layer assignment for antenna extraction Use layer assignment for power extraction Layer Geometry Specification K4 H1 H2 G1 G1 G2 G2 G2 G2 LB	Width Height A
Adjust Fracture Fractur Fractur 45 Degree	Create CLASS CORE posts only if pin meets eel Create CLASS CORE posts of pin meets non-cor Create CLASS BUMP ports Elockage Density Fracture Site e pins e blockages Geometry	Il boundary er facing edge Bun Cancel Help Overlap Grids	Use layer assignment for signal extraction Use layer assignment for antenna extraction Use layer assignment for power extraction Layer Geometry Specification K4 K4 H1 H1 K2 H2 G1 G1 G2 G2 LB LB Default density window width:	Width Height A
Adjust Fracture Fracture Fractur Fractur Stair-step Stair-step	Create CLASS CORE posts only if pin meets cel Create CLASS CORE posts of pin meets non-cor Create CLASS DBUMP ports Blockage Density Fracture Site e pins e blockages s Geometry coverage: width	Il boundary re racing edge Bun Cancel Help Overlap Grids	Use layer assignment for signal extraction Use layer assignment for neurona extraction Use layer assignment for power extraction Layer Geometry Specification K4 H1 H2 G1 G2 G2 G2 G2 G2 B Default density window width: Default density window height:	Width Height Add Edit 20 20
Adjust Fracture Fracture Fractur Fractur Fractur Stair-step Stair-step	Create CLASS CORE posts only if pin meets each Create CLASS CORE posts of pin meets non-cor Create CLASS BUMP posts Blockage Density Fracture Site e blockages e blockages e Geometry coverage: width:	Il boundary re racing edge Run Cancel Help Overlap Grids	Use layer assignment for signal extraction Use layer assignment for antenna extraction Use layer assignment for power extraction Layer Geometry Specification K4 K4 K4 H1 H1 H2 H2 G1 G1 G2 G2 LB LB Default density window width: Default density window height:	Width Height Add Edit 20 20
Adjust Fracture Fracture Fractur Fractur Fractur Stair-step Stair-step	Create CLASS CORE posts only if pin meets near Create CLASS CORE posts of pin meets non-cor Create CLASS BUMP posts Blockage Density Fracture Site e pins e blockages s Geometry coverage: width:	Il boundary re racing edge Run Cancel Help Overlap Grids	Use layer assignment for signal extraction Use layer assignment for neurona extraction Use layer assignment for power extraction Layer Geometry Specification K4 H1 H2 G1 G2 G2 G2 G2 G2 G2 G2 G2 G2 G4 B	Width Height Midth Height Add Edit Delete 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20
Adjust Fracture Fractur Fractur Fractur Stair-step Stair-steps Stair-steps Stite name:	Create CLASS CORE posts only if pin meets each Create CLASS CORE posts of pin meets non-cor Create CLASS BUMP ports Create CLASS BUMP ports Blockage Density Fracture Site e blockages e blockages e Geometry coverage: width:	Il boundary Re racing edge Run Cancel Help Overlap Grids partial 0.047	Use layer assignment for signal extraction Use layer assignment for neurona extraction Use layer assignment for power extraction Layer Geometry Specification K4 H1 H2 G1 G2 G2 G2 G2 G2 G2 G4 H8 H8 H9 G2 G2 G2 G2 G2 G3 H8 H9 H9 H1 H2 G3 G4 H2 H2 H2 H3 H4 H1 H2 H2 H3 H4	Width Height Width Height Add Edit Delete 20
Adjust Fracture Fractur Fractur Fractur Fractur Stair-step Stair-step Stair-step Stair-step Stair-step Stair-step Stair-step	Create CLASS CORE posts only if pin meets each Create CLASS CORE posts only if pin meets non-cor Create CLASS BUMP posts Blockage Density Fracture Site e pins e blockages • Geometry coverage: width:	Il boundary Re Racing edge Overlap Grids 	Use layer assignment for signal extraction Use layer assignment for neurona extraction Use layer assignment for power extraction Layer assignment for power extraction Layer Geometry Specification K4 H1 H2 G1 G2 G2 G2 G2 G2 G2 G3 H3 H4 H1 H2 G3 G4 K4 H2 H3 H3 H4	Width Height Width Height Add Edit Detete 20 20 20 Site Overlap Grids off B< 64 DK T1 W1 M1 H6 U1 U2 U3 KH V1 V2 U3 R5 C N
Adjust Fracture Fracture Fractur Fractur Fractur Stair-step Stair-step Stair-step Stair-step Stair-step Stair-step Stair-step Stair-step	Create CLASS CORE posts only if pin meets each Create CLASS CORE posts only if pin meets non-cor Create CLASS BUMP posts Blockage Density Fracture Site e blockages • Geometry coverage: width:	Il boundary Re Racing edge Overlap Grids partial 0.047 	Use layer assignment for signal extraction Use layer assignment for neurona extraction Use layer assignment for power extraction Layer Geometry Specification K4 H1 H2 G1 G2 G2 G2 G2 G2 G2 G2 G4 K4 H2 G3 G4 K4 H2 G3 G4 K4	Width Height Add Edit Delete 20 20 Site Overlap Grids E A4 DK T1 W N1 HG U1 U2 U3 KH V1 V2 J3 PC N
Adjust Fracture Fracture Fractur Fractur Fractur Stair-step Stair-step Stair-step Stair-step Stair-step Stair-step Stair-step Stair-step Stair-step Stair-step Stair-step Stair-step Stair-step Stair-step Stair-step Stair-step	Create CLASS CORE posts only if pin meets end Create CLASS CORE posts only if pin meets end Create CLASS DBUMP posts Create CLASS BUMP posts Create CLASS BUMP posts Blockages e pins e blockages • Geometry coverage: width: site name: e site pattern for gate-array cells ew to Site Mapping liview	Il boundary Re Racing edge Overlap Grids 	Use layer assignment for signal extraction Use layer assignment for antenna extraction Use layer assignment for power extraction Layer Geometry Specification K4 H1 H2 G1 G2 G2 G2 G2 G2 G3 G4 K4 K4 H2 G1 G2 G2 G2 G3 Create overlap boundary: Using geometry on layers: M1 A2 M3 C4 C5 K1 K2 K3 K4 H1 H2 G1 G2 L W RX	Width Height Add Edit Delete 20 20 Site Overlap Grids E R4 CK T1 W N1 HG U1 U2 U3 KH V1 V2 J3 PC N
Adjust Fracture Fracture Fractur Fractur Fractur Stair-steps Stair-steps Stile name: Define new Calculat Sub-Cellvik Sub-Cellvik	Create CLASS CORE posts only if pin meets non-cor Create CLASS CORE posts only if pin meets non-cor Create CLASS BUMP posts Blockage Density Fracture Site e pins e blockages • Geometry coverage: width: site name: e site pattern for gate-array cells ew to Site Mapping liview	It boundary er Racing edge Run Cancel Help Overlap Grids partial 0.047 Site	Use layer assignment for signal extraction Use layer assignment for antenna extraction Use layer assignment for power extraction Layer Geometry Specification K4 K4 H1 H1 H1 K2 H2 G1 G1 G2 G2 LB LB Default density window width Default density window height Adjust Blockage Density Fracture Create overlap boundary: Using geometry on layers: H1 M2 M3 C4 C5 K1 K2 K3 K4 H1 H2 G1 G2 L Size factor to apply: Size factor to apply:	Width Height Add Edit Delete 20 20 Site Overlap Grids E A4 CK T1 W N1 HG U1 U2 U3 KH V1 V2 J3 PC N 0.047
Adjust Fracture Fracture Fractur Fractur Fractur Stair-step Stair-step Stair-step Stair-step Stair-step Stair-step Stair-step Stair-step Stair-step Stair-step Stair-step Stair-step	Create CLASS CORE posts only if pin meets non-cor Create CLASS CORE posts only if pin meets non-cor Create CLASS BUMP posts Blockage Density Fracture Site e pins e blockages e blockages e decemetry coverage: width: site name: e site pattern for gate-array cells ew to Site Mapping liview	li boundary re racing edge Overlap Grids partial 0.047	Use layer assignment for signal extraction Use layer assignment for antenna extraction Use layer assignment for power extraction Layer assignment for power extraction Layer Assignment for Metal Density Regions Layer Geometry Specification K4 H1 H2 G1 G2 G2 G2 G3 G4 H2 G1 G2 G2 G2 G3 G4 H3 H4 H4 H2 G3 G4 K4 B Default density window width: Default density window height: Adjust Blockage Density Fracture Create overlap boundary: Using geometry on layers: M1 M2 M1 M2 M2 K2 Size factor to apply: Smooth factor to apply:	Width Height Add Edit Delete 20 20 Site Overlap Grids EB R4 CK T1 W N1 H6 U1 U2 U3 KH V1 V2 J3 PC N 0,047 0
Adjust Fracture Fracture Fractur Fractur Fractur Stair-steps Site name: Define new Calculat Sub-Cellvii Sub-Cellvii Adjust E	Create CLASS CORE ports only if pin meets non-cor Create CLASS CORE ports only if pin meets non-cor Create CLASS BUMP ports Blockage Density Fracture Site e pins e blockages s Geometry coverage: width: site name: e site pattern for gate-array cells ew to Site Mapping liview Blockage Density Fracture Site Over	Il boundary Re Racing edge Overlap Grids 0.047 Site Site	Use layer assignment for signal extraction Use layer assignment for neurona extraction Use layer assignment for power extraction Layer assignment for power extraction Layer Geometry Specification K4 H1 H2 G1 G2 G2 G2 G3 G4 H3 H4 H2 G1 G2 G2 G2 G3 G4 H4 H4 H4 H4 H2 G1 G2 G2 G2 G2 G2 G2 G2 G2 G3 G4 H4 H4 H4 H5 Default density window width: Default density window U X3 G4 H4	Width Height Add Edit Delete 20 20 Site Overlap Grids EB R4 CK T1 W N1 H6 U1 U2 U3 KH V1 V2 J3 PC N 0,047 0
Adjust Fracture Fracture Fractur Fractur Fractur Stair-step Stair-step Stair-steps Site name: Define new Calculat Sub-Cellvii Sub-Cellv	Create CLASS CORE poits only if pin meets non-cor Create CLASS CORE poits only if pin meets non-cor Create CLASS BUMP poits Blockage Density Fracture Site e pins e blockages e blockages e decemetry coverage: width: site name: e site pattern for gate-array cells ew to Site Mapping liview Blockage Density Fracture Site Ox s mode:	Il boundary Run Cancel Help Overlap Grids partial - 0.047 Site site	Use layer assignment for signal extraction Use layer assignment for neurona extraction Use layer assignment for power extraction Layer assignment for power extraction Layer Assignment for Metal Density Regions K4 H1 H2 G1 G2 G2 G2 G3 G4 H2 G1 G2 G2 G3 G4 F Behault density window width: Default density window width: Default density window height: Adjust Blockage Density Fracture Create overlap boundary: Using geometry on layers: M1 M2 M3 C4 C5 K1 K2 K3 K4 H1 H2 G1 G2 L U RX Size factor to apply: Smooth factor to apply:	Width Height Add Edit Delete 20 20 Site Overlap Grids EB R4 CK T1 W N1 H6 U1 U2 U3 KH V1 V2 J3 PC N 0,047 0
Adjust Fracture Fracture Fracture Fracture Stair-step Stair-steps Site name: Define new Calculat Sub-Cellvii Su	Create CLASS CORE poits only if pin meets end Create CLASS CORE poits only if pin meets end Create CLASS BUMP poits Blockage Density Fracture Site e pins e blockages e blockages e decemetry coverage: width: 	Il boundary Run Cancel Help Overlap Grids partial - 0.047 Site verlap Grids	Use layer assignment for signal extraction Use layer assignment for neurona extraction Use layer assignment for power extraction Layer assignment for power extraction Layer Assignment for Metal Density Regions K4 H1 H2 G1 G2 G2 G2 G3 G4 H2 G1 G2 G2 G3 G4 F H2 G1 G3 G4 H2 G3 G4 H4 H2 G2 G2 G2 G2 G2 G2 G2 G3 G4 H3 H4	Width Height Add Edit Delete 20 20 Site Overlap Grids .E R4 CK T1 W N1 H6 U1 U2 U3 KH V1 V2 J3 PC N 0,047 0
Adjust Fracture Fracture Fracture Fracture Fracture Adjust E Sub-Celulat	Create CLASS CORE poits only if pin meets non-cor Create CLASS CORE poits only if pin meets non-cor Create CLASS BUMP poits Blockage Density Fracture Site e pins e blockages i Geometry coverage: width: site name: e site pattern for gate-array cells e with Site Mapping Ilview Blockage Density Fracture Site Ov s mode: d Values t:	Il boundary en Run Cancel Heip Overlap Grids verlap Grids	Use layer assignment for signal extraction Use layer assignment for neurona extraction Use layer assignment for power extraction Layer Assignment for Metal Density Regions Layer Geometry Specification K4 H1 H2 G1 G2 G2 G2 G2 G3 UB Bault density window width. Default density window height. Adjust Blockage Density Fracture Create overlap boundary: Using geometry on layers: M1 M2 M3 C4 C5 K1 K2 K3 K4 H1 H2 G1 G2 L U RX Size factor to apply: Smooth factor to apply:	Width Height Add Edit Delete 20 20 B A4 CK T1 W N1 H6 U1 U2 U3 KH V1 V2 J3 PC N 0.047 0
Adjust Fracture Fracture Fracture Fracture Fracture Fracture Stair-step Stair-step Stair-step Stair-step Stair-step Stair-step Grid analysis Routing Grid Metai1 pticf Metai1 offse Metai Metai1 offse Metai Metai1 offse Metai Metai1 offse Metai Me	Create CLASS CORE poits only if pin meets non-cor Create CLASS CORE poits only if pin meets non-cor Create CLASS BUMP poits Blockage Density Fracture Site e pins e blockages i Geometry coverage: width: site name: e site pattern for gate-array cells e to Site Mapping Iliview Blockage Density Fracture Site Ov s mode: d Values t: t	Il boundary er hoing edge Run Cancel Heip Overlap Grids partial O. 047 Site verlap Grids report 0. 064 0 0. 074	Use layer assignment for signal extraction Use layer assignment for neurona extraction Use layer assignment for power extraction Layer Assignment for Metal Density Regions Layer Geometry Specification K4 H1 H2 G1 G2 G2 G2 G2 G3 UB Behault density window width: Default density window height: Adjust Blockage Density Fracture Create overlap boundary: Using geometry on layers: M1 M2 M3 C4 C5 K1 K2 K3 K4 H1 H2 G1 G2 L U RX Size factor to apply: Smooth factor to apply:	Width Height Add Edit Delete 20 20 20 Site Overlap Grids
Adjust Fracture Fracture Fracture Fracture Fracture Facture Facture Facture Facture Facture Gite name: Define new Calculat Sub-Cellvic Sub-Cellvic Sub-Cellvic Gitd analysis Routing Git Metal1 offse Metal2 offse Metal2 offse	Create CLASS CORE posts only IPIn meets end Create CLASS CORE posts only IPIn meets end Create CLASS CORE posts of IPIn meets end Create CLASS BUMP pots Blockage Density Fracture Site e blockages e blockages e blockages e blockages e blockages e blockages e blockages e blockage e block	Il boundary er hoing edge	Use layer assignment for signal extraction Use layer assignment for nema extraction Use layer assignment for power extraction Layer Assignment for Metal Density Regions Layer Geometry Specification K4 H1 H2 G1 G2 G2 G2 G2 G3 LB Default density window width. Default density window height. Adjust Blockage Density Fracture Create overlap boundary: Using geometry on layers: M1 M2 M3 C4 C5 K1 K2 K3 K4 H1 H2 G1 G2 L U RX Size factor to apply: Smooth factor to apply:	Width Height Add Edit Delete 20 20 20 20 20 20 Site Overlap Grids off B A4 CK T1 W N1 H6 U1 U2 U3 KH V1 V2 J3 PC N 0.047 0 0 0
Adjust Fracture Fracture Fracture Fracture Fracture Facture Facture Facture Facture Facture Galoutat Sub-Cellvic Sub-Cellvic Sub-Cellvic Galoutat Facture Fact	Create CLASS CORE poits only if pin meets non-cor Create CLASS CORE poits only if pin meets non-cor Create CLASS BUMP poits Blockage Density Fracture Site e pins e blockages i Geometry coverage: width: site name: e site pattern for gate-array cells we to Site Mapping Illview Blockage Density Fracture Site Ov s mode: d Values t t	Il boundary er hoing edge	Use layer assignment for signal extraction Use layer assignment for nema extraction Use layer assignment for power extraction Layer Assignment for Metal Density Regions Layer Geometry Specification K4 H1 H2 G1 G2 G2 G2 G2 G3 LB Default density window width. Default density window height. Adjust Blockage Density Fracture Create overlap boundary: Using geometry on layers: M1 M2 M3 C4 C5 K1 K2 K3 K4 H1 H2 G1 G2 L U RX Size factor to apply: Smooth factor to apply:	Width Height Add Edit Delete 20 20 Site Overlap Grids B A4 CK T1 W N1 H6 U1 U2 U3 KH V1 V2 J3 PC N 0.047 0
Adjust Fracture Galower Sub-Cellvie Fracture Fra	Create CLASS CORE poits only IPIn meets near Create CLASS CORE poits only IPIn meets near Create CLASS CORE poits 'IPIn meets near Create CLASS BUMP poits Blockage Density Fracture Site e pins e blockages e Geometry coverage: width: 	Il boundary er hacing edge	Use layer assignment for signal extraction Use layer assignment for nema extraction Use layer assignment for power extraction Layer Assignment for Metal Density Regions Layer Geometry Specification K4 H1 H2 G1 G2 G2 G2 G2 G3 LB Default density window width. Default density window height: Adjust Blockage Density Fracture Create overlap boundary: Using geometry on layers: M1 M2 M3 C4 C5 K1 K2 K3 K4 H1 H2 G1 G2 L U RX Size factor to apply: Smooth factor to apply:	Width Height Add Edit Delete 20 20 20 20 20 20 Site Overlap Grids off B A4 CK T1 W N1 H6 U1 U2 U3 KH V1 V2 J3 PC N 0.047 0 0 0
Adjust Fracture Grid analysis Routing Grid Metal1 pitch Metal2 pitch Metal2 pitch Metal3 pitch M	Create CLASS CORE pois only Ipin meets non-cor Create CLASS CORE pois only Ipin meets non-cor Create CLASS CORE pois 'pin meets non-cor Create CLASS DUMP pois Blockage Density Fracture Site e pins e blockages i Geometry coverage: width: site name: e site pattern for gate-array cells ew to Site Mapping liview Blockage Density Fracture Site Ov s mode: d Values t: t: t: d Calculation	Il boundary er hoing edge	Use layer assignment for signal extraction Use layer assignment for nema extraction Use layer assignment for power extraction Layer Assignment for Metal Density Regions Layer Geometry Specification K4 H1 H2 G1 G2 G2 G2 G2 G3 LB Default density window width. Default density window height: Adjust Blockage Density Fracture Create overlap boundary: Using geometry on layers: M1 M2 M3 C4 C5 K1 K2 K3 K4 H1 H2 G1 G2 L U RX Size factor to apply: Smooth factor to apply:	Width Height Add Edit Delete 20 20 Site Overlap Grids B A4 DK T1 W N1 H6 U1 U2 U3 KH V1 V2 J3 PC N 0.047 0
Adjust Fracture Gital adjust Sub-Cellvivi Sub-Cellvivi Sub-Cellvivi Sub-Cellvivi Gital adjust Routing Grit Metal3 pitch Metal3	Create CLASS CORE pois only Ipin meets non-cor Create CLASS CORE pois only Ipin meets non-cor Create CLASS DEMP pois Blockage Density Fracture Site e pins e blockages i Geometry coverage: width: site name: e site pattern for gate-array cells ew to Site Mapping liview Blockage Density Fracture Site Ov s mode: d Values t: t: t: d Calculation etail pitch (% above line to via): etail pitch (% above line to	Il boundary er hoing edge	Use layer assignment for signal extraction Use layer assignment for nema extraction Use layer assignment for power extraction Layer Assignment for Metal Density Regions Layer Geometry Specification K4 H1 H2 G1 G2 G2 G2 G2 G3 LB Default density window width. Default density window height: Adjust Blockage Density Fracture Create overlap boundary: Using geometry on layers: M1 M2 M3 C4 C5 K1 K2 K3 K4 H1 H2 G1 G2 L U RX Size factor to apply: Smooth factor to apply:	Width Height Add Edit Delete 20 20 Site Overlap Grids B A4 CK T1 W N1 H6 U1 U2 U3 KH V1 V2 J3 PC N 0.047 0

euclidean 💻

Require diagonally adjacent vias Clearance check: 6) Don't have to run verify, but here are the settings (will probably get some errors messages):

Abstract - SC_AMP _ R ×	Check Target
File Bins Cells Flow Help	•
	Terminals
	Manufacturing grid
Bin Cells Cell Cells Cell Logical Pins Extract Abstract Verify	
IO 0 Dass ade 4N V	
Corner 0 pass_gate_6F	
Block 0 pass_gate_6N	Check Target
ignore 4 pass_gate_6R	
pass add 9N	Dup torget B&D sustem
pass_gate_9R	nun larger non system
	Target system selection:
Interpreter: Tol Skill Loa Command History	Target system commandline:
requiring an options or replay file from another library and the cell does not exist in the destination library.	Tech LEF file:
bisde die de bei eine an die dy egan.	
Encore (465-11908): Failed to open the pass_gate_layout_3N cell because either the cell does not exist or you a re using an options or replay file from another library and the cell does not exist in the destination library.	Design options
Ensure that the cell exists and then try again.	Place multiple (mirrored) instances in test design
Eproprise (#65-11908): Failed to open the pass gate layout, 3h cell because either the cell does not exist or you a peristic an options or penalay file from another library and the cell does not exist in the destination library.	These multiple (minored) instances in test design
Ensure that the cell exists and then try again.	Place multiple rows in test design
DFD (ABS-10002): Library SC_APP Loaded 12 cells	Create and route power ring
Then (He2-1000/): Library SC-He objected	- Devides suffered
abstracts	Router options
	Special routing config file:
	Routing engine:
	Routing time limit:
	Routing config file:
	rioung comg no.
	Verify geometry options:

7) From Virtuoso CIW -> File -> Export -> LEF:

			Virtuoso(R) LEF Out		×		
		LEF File Name	s/GF12/aux_cell/pass_gate_4N.le	f			
		Library Name	SC_AMP				
			ells 🔾 cellList File				
New		Output Cell(s)	pass_gate_4N				
<u>O</u> pen		Cell List File					
Import •		Output View(s)	abstract				
<u>E</u> xport	EDIF200	,					
Refresh	<u>C</u> DL	Log File Name					
Make Kead Only	<u>D</u> EF	LEF Version	5.8 🔽 No Technology 🗹				
Bookmarks	<u>L</u> EF	Output Technology Info	rmation Only				
I SC_AMP pass.gate_4N schematic Stream I 2 SC_AMP pass.gate_6N layout QASIS		Generate Cell List File By Cells in Design					
		O Use Trevelete File					
🐮 <u>3</u> SC_AMP pass_gate_9N layout	PRHatten	Use remplate Hie	 Use GUI Helds 				
🐮 4 SC_AMP pass_gate_4N layout		Template File Name					
SC_AMP tb_4N schematic		Save Template File Nam	ne 🖉	Sav	æ		
6 SC_AMP pass_gate_4N symbol		Output Color of Locked	Color Shape Only		_		
7 pll_aux_cells_10p5_track 2p4G_stg_single_4stk symbol		ouput cool of cocked	OK Cancel Defaults	Apply	Help		
Close Data	1122 CAL						
Exit	V12.2-64D - L	og: /n/marquette/v/	nmichels/CDS.log	- 0	×		
International PDK Help Cādence							
Loading layers.cxt							
Loading ferder.cxt					Ŧ		
Immouse L: M: R:							
1 >							

Ignore messages (regular expressions): EXCHANGEFORMATS-USER-525 EXCHANGEFORMATS-USER-322 EXCHANGEFORMATS-USER-34 no clock net

Nanoroute

- 8) Open .lef file to make manual modifications to complete
 - a. Delete PROPERTYDEFINITIONS
 - b. Add SITE custom...
 - c. May need to manually change output pins to be OUTPUT if not specified during pins
 - d. Probably better way of doing this so it generates it correctly initially



.gds:

1) From Virtuoso CIW go to File -> Export -> Stream and load file and translate



.lib:

Setup for this is very manual. Just copy an old .lib file and replace pin names/directions with yours. This file is just placeholder basically to pass through Cadre Flow later.

Great! You've now setup your AUX Cells and are ready to start working in the FASoC side of things. All of these files you've created will go into blocks folder in your block generator directory, but before we move them, let's go ahead and take a look at all the files and what they are used for. You will also need to clean out or modify all of the old files in the directory since you copied them from a different generator. This will all be covered in the next section.

FASoC Block Generator

Before working in your fasoc directory, be sure to source the .tcshrc that was mentioned earlier. The modc12 alias loads the necessary modules.

\$source .tcshrc \$modc12

This section will cover the basic file structure for the fasoc generators, and the steps to make the design.

./

Let's start with the top-level files. The main file here is the include.mk. The main change you need to make to this file is updating the DESIGN_NAME to your block name; The rest can probably be left as default.

./blocks/

Next let's look at the **./blocks** directory. This directory is where you will store all of you aux cell files. The general structure used for the aux cells is ./aux_cell_name/export/rest_of_files. Put all of the aux cell files you generated in the last section into this directory.

./src/

Now let's look at the **./src** directory. This is where you will have your blocks Verilog code for both the top level and the aux cells. The aux cell Verilog blocks are basically black boxes where you just specify the inputs and outputs to the blocks. Note that power/ground shouldn't be specified in any of these Verilog blocks. All power routing is done later. The top-level Verilog block should be your design_name.v. This is where you will specify the details of your block. The general structure of the top-level Verilog should be defining your parameters (general things which change depending on auto generated design) followed by using generate and genvar which essentially generate the rest of the Verilog code depending on the parameters. Refer to other generators as reference.

./scripts/dc/

The next directory is the scripts directory, which is divided into **./scripts/dc** and ./scripts/innovus. The dc portion of scripts is used to get through synthesis, and innovus is used for everything after. Let's focus on the dc part for now:

- constraints.tcl: Used to specify clk and set_dont_touch for certain nets/cells you don't want altered.
 - Must have a clk for FASoC flow to work. Can use dummy clk.
- dc.filelist.tcl: Specify the Verilog files to be used in design
- dc.include.tcl, dc.read_design.tcl, dc.setup.tcl, report_timing.tcl: no change necessary

Once these are setup you can run "make synth" and check the results in **./results/dc/block_name.mapped.v** to see if it is as expected. If you run into errors before the design completes, you can check **./logs/dc/synth.log**. Once you have updated files, use "make bleach_synth" to clear the old design. If still having trouble after reading through log, reach out for assistance.

Assuming you made it through synth, we can now move on to the innovus scripts and the rest of the flow.

./scripts/innovus/

After synth, the rest of the APR stages are as follows: init, place, cts, postcts_hold, route, postroute, signoff. To run each of these stages use the "make [stage]" command. Can also use "make debug_[stage]" command to bring up a GUI to see what has been done and check the results. The files in ./scripts/innovus/ are a combination of general files used for top level and multiple steps (EX: always.tcl, floorplan.tcl) and files which are run before or after each of the stages (EX: pre_[stage].tcl, post_[stage].tcl). You will mostly be concerned with the general files and the files up to pre_place.tcl (rest of stages are mostly default). Use "make bleach_[stage]" to clear any stage and rerun after changes. Also use "make bleach_all" to clear everything (synth and apr).

- **always_source.tcl:** Describes general block sizing and metal/via layers. Main thing to update in this file will be the core_width and core_height of your design. Used in every stage.
- **floorplan.tcl:** Mostly grabs sizing from always_source.tcl, but can add cutrow areas to the floorplan as well as sourcing a custom_place.tcl for your aux cells. Used in init.
- **custom_place.tcl:** This is a file you will have to write python code to generate for automating design. This file is used to specify locations for aux cells. Not necessary to use in theory, but often APR will place things in odd locations if not specified. An example of how a custom_place is written is shown below. The R0 & MX stand for regular orientation and mirrored x-axis. There is also a mirrored y-axis and diagonal.

1 #Place pass_gate cells
2 placeInstance pass_input [expr \$core_margin_l+17.294] [expr \$core_margin_b+20.592] R0 -fixed
3 placeInstance even_final_pass_plus [expr \$core_margin_l+17.294] [expr \$core_margin_b+21.264] MX -fixed

- setup.tcl: Grabs info on aux cells. May want to change welltaps intervals depending on design sizing.
- power_intent.cpf: Connects global power signals
- innovus_config.tcl: Can specify extra rules for innovus such as welltaps spacings.
- powerplan.tcl: Used to specify power rings/mesh. Update according to design needs.
- pre_place.tcl: Specify your design's pins and locations. Also set_dont_touch your blocks again if necessary.
- Main changes listed above but refer to other **pre/post_[stage].tcl** files to see what they are doing.

Finishing Up

Go through each step using "make debug_[stage]" to see if it works. If you encounter issues, refer to the logs to see the error. Feel free to reach out if having trouble.

Once you get through "make signoff" without any errors, you can check lvs and drc. Also note that if you make changes and just want to rerun the whole design you can use "make design" to go all the way through signoff. When running lvs/drc, can't just use make debug_lvs/drc. You have to run "make lvs" then "make debug_lvs" and same for drc.

Once you are DRC/LVS clean, then congratulations! You now have made a block using the FASoC flow! The next step is to write some python codes that will automatically generate/alter certain files depending on desired specs of your block. This will vary greatly from design to design, so this won't be covered in much detail. Feel free to look at the pymodules used in some other generators to get an idea of what needs to be changed. Good luck!

When everything is finalized, use "make export" to get an export directory needed for top-level tapeout. Some changes will need to be made to export, such as copying block_name_cutObs.lef over the lef file in export.

Before moving on to top-level, you should perform pre/post-PEX simulations on your design. If you find an issue now before starting on top-level, it will save you a lot of time down the road. The basics of how to simulate your design will be covered in the next section.

Post-PEX Simulations

This section will cover the basics of testing your FASoC design. The methods used here are not necessarily the only way to do it, but should serve as a good point to get you started with simulating your design.

PEX Extraction of Design

The first step is going to be to make an extraction directory and a simulation directory. The structure of these directories can be copied from one of the other generators. You will then need to make a python code for performing PEX on your design. You can copy one of the run_pex_flow.py files from another directory and alter it to work for your design. This step can be a bit tricky, so feel free to reach out if having difficulties. Once the extraction directory and run_pex_flow.py are set up, you should be able to generate the PEX netlist of your design.

The file structure for my extraction directory is as follows:

- extraction/
 - o layout/
 - o ruleFiles/
 - o run/
 - o runsets/
 - \circ sch/
 - o gf12.pex.bashrc

Here is what each of the subdirectories contain:

- layout: contains design_name.gds.gz which can be found in ./results/calibre/design_name.merged.gds.gz.
- ruleFiles: contains lvs/drc/rcx rules. Just copy these files from another generator.
- **run:** contains results after running PEX extraction. Will copy necessary files from here to simulation directory after running extraction.
- runsets: contains pex.runset files for various technology nodes. Copy these files from another generator.
- sch: contains cdl netlist after running PEX. Just copies netlist file from ./results/calibre/lvs.
- gf12.pex.bashrc: file containing gf12 information. Not used if using method of PEX that I used.

The setup for the simulation directory is simply making an empty simulation directory. It is basically just a separate location for you to store the results of the simulations you run.

Once you have your directories setup, you can work on your python code. The code I used is shown below on the next page. If you are using a similar extraction directory to me, you can use this code and alter the file locations to get it to work. This code is of course geared towards gf12, so if you are working in a different technology then more changes will be necessary. Code should exist for TSMC65 as well, so feel free to reach out to someone for the code for this technology.

Python Code for running PEX extraction:

1 gr/usr/bin/env python3 2 2
9 #. 4 # POST-PEX NETLIST GEN 5 # DIGA & POSH 6 # DIGA (\$ POSH 6 # DIG: 08/29/2019 7 #.
8 import os 9 import glob 0 import subprocess as sp 2
3 def gen_post_pex_netlist(platform, designName, flowDir, extDir, calibreRulesDir): 4
/ # Copy the merged gds file to extraction directory 9 p = sp.Popen(['cp', flowDir+'/results/calibre/'+designName+'.merged.gds.gz', \ 0 extDir+'/layout/'+designName+'.gds.gz']) 1 p.wait()
<pre>2 # Clean the space for PEX 4 if os.path.isfile(extDir + 'run/svdb/' + designName + '.dv'); 5 os.remve(extDir + 'run/svdb/' + designName + '.dv'); 6 if os.path.isfile(extDir + 'run/svdb/' + designName + '.extf'); 7 os.remve(extDir + 'run/svdb/' + designName + '.tvsf'); 8 of os.path.isfile(extDir + 'run/svdb/' + designName + '.tvsf'); 9 os.remve(extDir + 'run/svdb/' + designName + '.tysf'); 9 os.remve(extDir + 'run/svdb/' + designName + '.tys</pre>
<pre>if os.path.isdir(extDir + '/run/svdb/' + designName + '.phdb'): shutil.mtree(extDir + '/run/svdb/' + designName + '.phdb', ignore errors=True) shutil.mtree(extDir + '/run/svdb/' + designName + '.xdb'): shutil.mtree(extDir + '/run/svdb/' + designName + '.pdb'): shutil.mtree(extDir + '/run/svdb/' + tesignName + '.pdb'): ignore errors=True) ignore errors=True)</pre>
<pre>if platform == 'gf12lp':</pre>
<pre>5 6 for file in os.listdir(calibreRulesDir + '/'): 7 if not os.path.isdir(calibreRulesDir + '/' + file): 8 shull.copy2(calibreRulesDir+ '/+file, extDir+ /run/')</pre>
with open(extDir='/runsets/pex.runset.'+platform, 'r') as file: 1 filedata = filedata = filedata = replace('design', designName) 2 filedata = filedata = replace('design', designName) 3 with open(extDir+'/run/pex.runset', 'w') as file: 4 file.write(filedata)
6 # Run Calibre RCX 7 if platform == 'gfl2[p': 8 p = sp.popen[['calibre','-gui','-xact','-batch','-runset', 9 p.wait() 0 p.wait() 1 else:
2 p = sp.Popen(l'callbre','-gui,'-pex', -batch', -runset', 3 'pex.runset'].cwd=extDir+'/run') 4 p.wait()
6 gen_post_pex_netlist{"gf12lp', 'sc_amp', '/net/marquette/v/nmichels/fasoc/private/generators/pll-gen/gf12lp/ignore_sc_amp/, '/net/marquette/v/nmichels/fasoc/private/generators/pll-gen/gf12lp/ignore_sc_amp/extraction', '/net/marquette/v/nmichels/fasoc/private/generators/pll-gen/gf12lp/ignore_sc_amp/extraction', '/net/marquette/v/nmichels/fasoc/private/generators/pll-gen/gf12lp/ignore_sc_amp/extraction',

Next you will move the three design_name.pex.netlist* files from your extraction/run directory to your simulation directory:

• simulation/

- o design_name.pex.netlist
- o design_name.pex.netlist.pex
- design_name.pex.netlist.pxi

At this point you will need a spice testbench to properly simulate your design. If you are familiar with spice testbench files, you can manually create a testbench or alter an existing generator's testbench. The other option is to generate a testbench using virtuoso, which will be covered in the next section.

Spice Testbench Generation

Note: Reference .sp AUX cell generation for how to change simulator to HSpice and generate netlist if you are unsure how to do this.

1) Create a basic testbench of your design in virtuoso:

Example:



- 2) Launch ADE and change simulator to HSpice.
- 3) Change analysis settings to whatever you need
- 4) Create netlist
- 5) Modify netlist as follows
 - a. Remove all subcircuit definitions



b. Remove .include and add finesim options (also add .include for your design_name.pex.netlist)



c. Add any additional sources (Ex: VSS) or passives. Modify to whatever you need.

*Note: It is important to make sure your inputs and outputs are listed in the same order as in your design netlist. So, in the example shown above, the "xi6 vin vout clk vdd! vss! AMP_12x_buf_pex" order is important. Double check your netlist if you switch between pre- and post-PEX or if you regenerate the PEX netlist as it can sometimes change.

Simulating Design

To simulate the testbench, use either finesim or HSpice. Finesim will generally run much faster. After running design, use waveviewer to see the result

```
$finesim -log fs.log -np 4 design_name.sp or $hspice design_name.sp -mt 20
$wv sc_amp2.tr0 &
```

The next section will cover the top-level of adding your design along with others to the final chip with pads. This is a lot of work, so don't expect it to be as simple as dropping your design on the chip and doing some routing. Try to have at least a week to get through this portion!

Pre-PEX Simulations

Performing pre-PEX simulations only requires the pre-PEX design netlist. This can be found in calibre/lvs/ or in the extraction/sch/ directory after running PEX. You may have to make some changes to the cdl of the blocks or some other files in terms of how the MOSFETs are written. An example is shown below with pre-PEX on left.

*Note: Pre-PEX and post-PEX can be very different. Don't rely on pre-PEX for determining performance.



Top-Level for Tapeouts

The top-level is where everybody's designs will be added onto one chip and routed to pads. If you have never worked with adding pads before, then you should know that this step is likely more work than you are anticipating. Make sure to set aside an adequate amount of time to get through this. Lots of errors and lots of waiting for designs to finish.

Note: Some of the files will change depending on tapeout, and definitely anything related to dates. There are also a couple shared directories where you will need to add your blocks and aux cells for everything to work.

The first step is going to be to create a new ~/fasoc_tapeout_[date]/ directory for you to work in. Follow the steps used to make the first fasoc directory. Next you will navigate to the tapeout directory, which for the example tapeout I will be using was ~/fasoc_tapeout_[date]/fasoc/private/tests/fasoc_to_gf12_2021/. This is where the main files you will change will be located.

./

The top-level file structure is actually quite similar to the block level file structure. It still uses the include.mk, ./src/, and ./scripts/. One new directory is the ./fasoc_soc/ directory, which will be covered later. For now, let's update the include.mk

• **include.mk:** The main change you need to make here is to make a block subdirectory for your design and import your block from the shared directory being used for this tapeout. For this tapeout the shared directory was located at /afs/eecs.umich.edu/cadre/projects/fasoc/tapeout_gf12_2021/blocks/[block_name]. Follow other designs and copy your block here and update the include.mk.

./fasoc_soc/soc_top/

Next let's look at the fasoc_soc/soc_top files needed to update. There is too much to go into detail here and other files, so just do best to refer to existing file and feel free to ask for assistance.

- **fasoc_pin_mux.sv:** Here all of the pads will be specified and the input/output wires to the pads
- fasoc_testchip.sv: Here you will specify pad I/Os and load your block module and specify connections.

./src/ & ./scripts/dc/

Next let's consider the ./src/ files... actually let's not because I didn't use any! Hopefully someone else can update this section in the future. My best guess is that it is used to define connections between multiple blocks on the top level.

Moving on to the ./scripts/dc/ you will find this section is pretty much the same as the block level, so there isn't really much new to discuss here either.

./scripts/innovus/

Lastly is the **./scripts/innovus** which also unfortunately for you does have some new stuff and changes. Possibly the first difference you will notice is the addition of the new powerplan.tcl, io_floorplan.tcl, padring.io, power_intent.cpf files. Let's go over each of these and some other files that will need updating.

- BlockNamePowerPlan.tcl: Connects your VDD/VSS to pads.
- io_floorplan.tcl: Specify non VSS power pads for your block
- padring.io: Place pads in actual locations
- power_intent.cpf: Connects internal pad power rings to each other. Refer to the io document for more info.

• Other: Other files are similar to block level, but refer to each to see what it is doing.

There is also one more shared directory you will need to copy files to before you can run your design. go to "/afs/eecs.umich.edu/cadre/projects/fasoc/share/aux_lib_gf12lp_10p5_track" and copy your aux-cells there and mimic the file structure of other blocks. Make a directory with today's date and tag that folder as "latest". Tag example(type this in the command line): ln -s 2020_05_19 latest. So the cadre flow goes to this shared directory and grabs the aux-cells for the cdl and stuffs that are needed for LVS.

Verifying Design

Once you have everything setup, use similar make commands as before to run check design. Before running make synth or make design, need to run "make blocks" which grabs all of the blocks from the shared folder. Then can run as normal. When you get to checking lvs/drc, always check lvs first as this is much quicker. For a quick drc check, you can use "make drc_beol" which can be used to see some quick errors. The drc_beol will have some errors that can be ignored, and also won't check all errors, so will need to eventually run make drc. If you have passed all of that, there is an additional "make dfm" which will check manufacturing rules. Note that drc and dfm can be run in parallel if you first run "make gds_top" and wait for it to finish. You will almost certainly have some errors in lvs/drc, so don't hesitate to reach out for assistance if you can't figure it out.

Once all of that is clean, you can work to get your design on GitHub.

Working with GitHub

First a bit of a warning: I am by no means an expert at GitHub. This is basically just to cover the bare minimum commands/steps you will need to know to be able to keep up with changes being pushed to GitHub and how to upload your own changes. If there is anything you would like to add, please let me know and I can update this section.

Merging Changes

Okay! Let's assume that you've verified your design and are ready to upload your change and be done! Oh wait... it looks like someone just pushed their changes before you B! So now it is your job to merge your changes with what was just pushed. To do this, follow these steps:

- 1) Check that the files you want to commit are ready (git status)
 - a) Look to see what files are set to be merged and use "git add" to add files you want to be committed if they aren't already there
- 2) Commit your changes (git commit -m "message about commit")
- 3) Pull the most recent changes (git pull)
- a) This will try to resolve conflicts but will likely fail for some files
- 4) See which files were not merged fully (git status)
- 5) Go to files and search for HEAD and merge files manually (gvim ./file; /HEAD)
- 6) Commit again after merging changes (git commit -m "message about commit")
 - a) May have "git add" the files again before committing
- 7) check status again (git status)
 - a) Shouldn't be any unmerged

Great! Now you are back to being on track to push your changes! Make sure to remake the design and check lvs/drc/dfm again before uploading your files. Change may have caused new issues. Once your design is back to being clean, you should be ready to push your design. It is good practice to communicate with whoever else is

working on the chip before pushing your design just to double check if everything is okay. People may get angry, but everyone is just frustrated from all of the work during tapeout, so don't take too seriously.

Pushing Final Changes

Now that everything is back up and running, we are ready to push our final changes to GitHub by following these steps:

- 1) cd old_fasoc_5_16/fasoc/private/
- 2) git push origin master
- 3) cd..
- 4) (old_fasoc_5_16/fasoc/)
- 5) git add private
- 6) git commit -m "Updating private to latest"
- 7) git push origin master

Yay! You've uploaded your block and are free at last! The next section will cover how to do the final upload for the tapeout, but you will likely not be responsible for this if you are a newer student. It is still nice to reference though, so feel free to stick around!

Final Tapeout Upload

For the final upload, there is a google drive shared folder where certain files will need to be uploaded. For this tapeout it was in "2017 IDEA FASoC/Chip Tapeouts/GF12 Testchip 2021/Submissions" at the following URL https://drive.google.com/drive/u/0/folders/14O6i6m5wXRW5sz0uL4YvIbn0DoQHa_E1. The final files which need to be uploaded are shown below



- Copy Waiver from other drive submission
- Copy drc.summary as"./results/calibre/drc/drc.summary"
- Copy **drc.results** as "./results/calibre/drc/drc.results"
- Copy **DFM_Reports** as "./results/calibre/dfm/DFM_rundir_.../SIGN-OFF/Reports" folder (change name)
- Copy **fasoc_testchip.top.gds.gz** as "./results/calibre/fasoc_testchip.top.gds.gz"
- Make md5sum of top.gds.gz using "md5sum fasoc_testchip.top.gds.gz > fasoc_testchip.top.gds.gz.md5sum"
 - Copy **fasoc_testchip.top.gds.gz.md5sum** to drive as well

If you are doing this all for the first time, please have someone walk through it with you to verify everything is correct.

Okay, now you are really done! In the future additional sections on common problems and solutions may be added, so if you run into anything you want to add, let me know.

Appendix

Old README/Tutorial by Kyumin. Still useful to look at to get a quick glance at overall steps to complete.

```
1 steps to follow
3 -prepare
4 1. design name in include.mk
5 2. src/
6 3. scripts/
8
9 -synthesis
10 1. make synth
11 2. check results/dc/design name.mapped.v
12
13 - APR
14 "stage": init, place, cts, postcts hold, route, postroute, signoff
15 1. make "stage"
16 2. make debug_"stage"
           - gui will pop up, check the placements/routings
17
18
19 *scripts:
20
          1. always source.tcl: used in every step. (ex: core width, core height)
           floorplan.tcl: used in init
21
           3. pre_"stage".tcl: used right before "stage"
22

    post "stage".tcl: used right after "stage"

23
24
25 -calibre
26 1. make lvs
27 2. (make drc)
28
29 -custom pex
30 1. use the python code
31
32
33
34 * debugging: check logs/*/"stage".log
```

I also have some zoom help sessions saved if you are interested in using those for additional assistance.