# **Prepare Peakview Devices for LVS Check for GlobalFoundries 22nm PDK**

# LORENTZ SOLUTION

#### April. 2019

This document contains privileged information. Re-production, copying and distribution without Lorentz Solution permission is prohibited. If you are not the intended recipient, please destroy it immediately.

#### LD 14765

# Background

Objective: solve the LVS issue for circuits with customized/PDK devices that are modeled by Peakview.

#### Common LVS concerns with customized devices

- Original PDK rules may not be able to recognize customized devices.
- If circuits with customized devices fail to pass LVS, post layout simulation would be impossible.

#### Prepare Peakview devices for LVS

LVS box (black box) method

#### This method is only verified in this environment

- Device must be generated by Peakview
- Only applies to Mentor Calibre
- Tested on GlobalFoundaries 22nm



# **Basic Steps to Pass LVS**

#### Generate the Peakview device cell

Launch Peakview EM synthesis/LEM and simulate devices, then sync with Cadence.

#### Prepare devices for the LVS purpose

- Layout modification for LVS
- Simple LVS rule file preparation
- We mainly show Black Box method LVSTest LVS on Peakview device
- Testbench preparation
  - Create the schematic and layout views in test bench cell containing Peakview device instance
- Generate the CDL/netlist file
- Run the LVS



### **Step 1. Generate the Peakview Device Cell**





Customized device layout

Customized device layout

Launch Peakview EM synthesis and simulate divices, then sync with Cadence. Corresponding cells would appear in the library(in this case, Octagon\_v3), containing the device layout and symbol generated by PeakView



# **Step 2: Prepare for LVS**

#### Only LVS/PEX Box method

- Layout modification for LVS
- Simple LVS rule file preparation

#### LVS/PEX Box method

- The device layout is from PeakView or designer and the EM model is generated by PeakView.
- LVS box device.

#### Difference

- RC extraction do not touch inside of the boxed cells, its netlist is from schematic instead of LPE.
- We recommend the box method for its simplicity.



## **Step 2a. Layout Modification for LVS**



In the layout of a Peakview device cell, define an inductor with IND (drw) layer. The IND layer must not interact with other layers outside the shape, use polygon if necessary.

Within the IND (drw) layer, define the dimension of the inductor with LVS (dr5). The LVS layer must not interact with the inductor nor the IND layer.



# Step 2b. Change the Purpose of Layers of the Pins

		1/2	/40	_	of n1 and n2 from LB drw to LB label.
a kata kata b				Edit Label Properties	
		E Labels (1)	Attribute C	onnectivity Parameter roperty RC	
a no se na na ⊈ no se na na na			Layer	LB label	
			bBox	((-4.286 94.159) (4.286 99.159))	
			Text	n1	
			Origin: X	0	
	<u></u>		Height	5	
			Font	stick	
			Drafting	⊻	
	4 45 54 60 6				
1.1.1.1.1.1		Deselect in Canvas			

Lorentz Solution Company Confidential



Change the purpose of layers

## Step 2c. LVS/PEX BOX method: Create <mylvsrul> File

Create the <mylvsrul> file and write the follwing commands

LVS BOX Octagon1 LVS PRESERVE BOX CELLS YES

Add your cell by using the following format: LVS BOX "CELL\_NAME1" LVS BOX "CELL\_NAME2"

LVS PRESERVE BOX CELLS YES Replace red fonts with your own design name



### **Step 3a. Create A testbench Schematic View**



Customized device symbols

Create a schematic view in a test bench cell whose name differs from the cell from Peakview. Add an instance using the symbol from Peakview. Check and save.



## Step 3b. LVS/PEX BOX method: Edit <.simrc> File

;Setting this variable to nil eliminates Path Display errors for ;schematics where there are terminals labelled differently than the ;wires they connect to. However, this slows it down significantly. ;vtiWireLabelToTermNameFlag = nil ; STL : simDiffInputFile = "simdiff.stl"

Edit <.simrc> file by adding one command line:

```
auCdlPrintEmptySUBCKT = t
```

auCdlPrintEmptySUBCKT = t

##<.simrc> file is under your working directory. If you cannot find it, you can try to manually create one.



## **Step 3c. Generate CDL of Top Schematic**

	Virtuoso® CDL Out	
		JAN 1
Run in Background	×	
Renetlist		
Other Inputs		
Analog Netlisting Type	Connection By Order O Connection By Name	
Resistor Threshold Value	2000	
Resistor Model Name		
Equivalents		
Include File	Include/22fdsoi devices.cd	- 1
Check Resistors	🖲 value 🔾 size 🔾 none	=
Check Capacitors	🖲 value 🔾 area 🔾 perimeter 🔾 both 🔾 none	
Check Diodes	🔾 area 🥥 perimeter 🧕 both 🕥 topology 📿 none	
Scale	🧕 meter 🥥 micron 🥥 none	
Shrink Factor for Width and Length	0	
Check LDD		
Display Pip Information		1.17

When export the CDL in Cadence, the proper Calibre include file should be included.



## **Step 3d. Create A New Layout View**



Create a layout view in the test bench cell. Add an instance using the device from Peakview. Save.

#### **Customized devices**



## **Step 4a: Run LVS including main rule file**

-	1 			<u>1</u>
Rules	LVS Rules Fi	e		
inputs	rules		View	Load
Qutputs	-			
Run <u>C</u> ontrol	LVS Run Dir	Choose LVS rules file ( Dirs:3 Files:2 )		0 O (
Tr <u>a</u> nscript	/home/staft	Look in: /home/PDK/GLOBALFOUNDRIES/22FDX/V1.3_1.0/LVS/Calibre	•	• 🗈   🗄
Run <u>L</u> VS	- 🕂 Layer Deri	<ul> <li>include</li> <li>include</li> </ul>		
Start R <u>⊻</u> E		GF_top.tvf		
		File name: cmos22fdsoi.lvs.cal		ок
		E.		

LORENTZ SOLUTION

# **Step 4b: Run LVS including netlist**

<u>Inputs</u>	Run: Hierarchical -	
Inputs		
Outputs	Step: Layout vs Netlist 🛁	
un <u>C</u> ontrol	Layout Netlist HCells Signatures Waivers	
Tr <u>a</u> nscript	Format: SPICE	Export from schematic viewer
Run <u>L</u> VS	Shina Ellas Anme/staff@lolin li/Cadence/lys22.hev/hetlist	× 1 Minu
Start RVE	opice ries. Inomerstantijeminin cauencenvszzzkowne ust	•
	Top Cell: box	<b>E</b>
	Library Name: Ivs22	
	View Name: schematic	

# Step 4c: Run LVS including mylvsrul





# **Finally: LVS Results**

≁ Navigator 👌 🗗 🛪	➡ Extraction Results OCO	mparison Results :	< ]			
Results	🗳 Layout Cell / Type 🗠	Source Cell	Nets	Instances	Ports	
✤ Extraction Results	😑 demo 🏤	demo	2L, 2S	1L, 1S	0L, 0S	
😃 Comparison Results						
ERC						
🖌 ERC Results						
💽 ERC Summary						
Reports	Cell demo Summary (Clean)					
Extraction Report	CELL COMPARISON RESULTS ( TOP LEVEL )					
🖬 LVS Report						
Rules			********	****		
😭 Rules File		* *****	*****	***** *	Ŧ	
View	# *	# # #	CORRECT	#	· ,	
🕧 Info			##########	####	/	
🚧 Finder						
Schematics	Warning: Ambiguity p	oints were foun	d and reso	lved arbitrari	lly.	
<b>Setup</b> @Options	LAYOUT CELL NAME: SOURCE CELL NAME:	demo demo				

